

EE 222 Lecture 3 Jan 16, 2018


HW2 Prob. 3.1, Prob. 3-6 & Prob 3-14
 HW3 Prob 4.1, Prob. 4.3

Help for CAD tools, HW solutions
 Tutor Sonal Kattige skattige@ucsc.edu



S. Kattige


FINFETs



Slide 2.46
 This increased two-dimensional control can be exploited in a number of ways. In the dual-gated device, the fact that the gate is controlling the channel from both sides (as well as the top) leads to increased process transconductance. Another option is to remove the top part of the gate, leading to the back-gated transistor. In this structure, one of the gates acts as the standard control gate, whereas the other is used to manipulate the threshold voltage. In a sense, this device offers similar functionality as the buried-gate FD-SOI transistor discussed earlier. Controlling the work functions of the two gates through the selection of appropriate type and quantity of the dopants helps to maximize the range and sensitivity of the control knobs.

Independent front and back gates
 One switching gate and V_{th} control gate
 Increased threshold control

New Transistors: FinFETs



Manufacturability still an issue - may even cause more variations
 (Courtesy: U.S. King, UCSB, intel)

Slide 2.47
 The fact that the FinFET and its cousins are dramatically different devices compared to your standard bulk MOS transistor is best-illustrated with these pictures from Berkeley and Intel. The process steps that set and control the physical dimensions are entirely different. Although this creates new opportunities, it also brings challenges, as the process steps involved are vastly different. The ultimate success of the FinFET depends greatly upon how these changes can be translated into a scalable, low-cost and high-yield process - some formidable question, indeed! Also unclear at this time is how the adoption of such a different structure impacts variability, as critical dimensions and device parameters are dependent upon entirely different process steps.

An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications

CHRISTIAN C. ENZ, FRANÇOIS KRUMMENACHER AND ERIC A. VITTOZ
 Swiss Federal Institute of Technology of Lausanne, Electronics Laboratory, EL-EcoleBS, CH-1015 Lausanne, Switzerland

Ejfl-EKV Model (1995)




Fig. 1. Cross section of an idealized n-channel MOS transistor and the corresponding symbol. All voltages are referred to the local p-type substrate.

Table 1. Definitions used in the model.

Symbols	Description	Units
q	Elementary charge	A · s
$U_T = (k \cdot T)/q$	Thermodynamic voltage	V
n_i	Intrinsic carrier concentration of Si	m ⁻³
$\epsilon_s, \epsilon_{ox}$	Dielectric constant of Si and SiO ₂	F/m
$C_{ox} = \epsilon_{ox}/t_{ox}$	Gate oxide capacitance per unit area	F/m ²
N_{sub}	Doping concentration of substrate	m ⁻³
$\Phi_F = U_T \cdot \ln(N_{sub}/n_i)$	Fermi potential in the substrate	V
Ψ_B	Flat-band voltage	V
$\psi_s, \psi_c = \psi_s(y=0)$	Electrostatic potential and surface potential	V
$V_{ch} = \psi_s - \psi_p = \psi_s - \Phi_F$	Channel potential	V
Q_{inv}	Mobile inversion charge per unit area	(A · s)/m ²
μ_n	Mobility of electrons in the channel	m ² /(V · s)

Equivalent circuit





Table 2 Drain current in strong and in weak inversion.


Mode	Weak Inversion	Strong Inversion
Conduction	$K_n \cdot \beta \cdot U_T^2 \cdot e^{V_{GS}/U_T} \cdot [e^{-V_{DS}/U_T} - e^{-V_{DS}/U_T}]$ for: $\begin{cases} V_{GS} > V_{TP} \\ V_{DS} > V_{TP} \\ V_{GS} \approx V_{DS} \end{cases}$	$n \cdot \beta \cdot [V_{GS} - \frac{3}{2}U_T] \cdot (V_{DS} - V_{GS})$ for: $\begin{cases} V_{GS} \leq V_{TP} \\ V_{DS} \leq V_{TP} \end{cases}$
Forward Saturation	$K_n \cdot \beta \cdot U_T^2 \cdot e^{-\frac{V_{GS}}{2U_T}}$ for: $\begin{cases} V_{GS} > V_{TP} \\ V_{DS} > V_{TP} \\ V_{DS} - V_{GS} > U_T \end{cases}$	$\frac{n}{2} \cdot (V_{GS} - V_{GS})^2$ for: $\begin{cases} V_{GS} \leq V_{TP} \\ V_{DS} > V_{TP} \end{cases}$
Blocked	0 for: $\begin{cases} V_{GS} > V_{TP} \\ V_{DS} > V_{TP} \end{cases}$ or $V_{GS} = V_{DS}$	0 for: $\begin{cases} V_{GS} > V_{TP} \\ V_{DS} > V_{TP} \end{cases}$

U_T defined in Table 1

Parasitic Capacitances in MOSTs



Diffusion Parasitics



$$x_d = \sqrt{\frac{2 \epsilon_{Si} q N_A N_D}{F} (\phi_0 - V)}$$

$$\phi_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$
 where $n_i = 1.45 \times 10^{10} / \text{cm}^3$

$$Q_j = A q \frac{N_A N_D}{N_A + N_D} x_d$$

$$= A \sqrt{2 \epsilon_{Si} q \frac{N_A N_D}{N_A + N_D} (\phi_0 - V)}$$

$$C_j = \frac{dQ_j}{dV} = A \sqrt{\frac{\epsilon_{Si} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{\phi_0 - V}}$$

$$= \frac{A C_{j0}}{(1 - \frac{V}{\phi_0})^m}, m = \frac{1}{3} \sim \frac{1}{2}$$

Example For $N_A = 1.6 \times 10^{18} / \text{cm}^3$
 $N_D = 2.2 \times 10^{18} / \text{cm}^3$
 $n_i = 1.45 \times 10^{10} / \text{cm}^3$

$$\phi_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2} = 26 \text{ mV} \ln \frac{1.6 \times 10^{18} \cdot 2.2 \times 10^{18}}{(1.45 \times 10^{10})^2}$$

$$= 0.97 \text{ [V]}$$

$$C_{j0} = \sqrt{\frac{\epsilon_{Si} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{\phi_0}}$$

$$= \sqrt{11.7 \times 8.854 \times 10^{-14} \text{ F/cm} \cdot 1.6 \times 10^{18} \text{ C} \cdot \frac{1}{(1.6 \times 10^{18} + 2.2 \times 10^{18}) \cdot 0.97}}$$

$$= 2.8 \times 10^{-2} \text{ [F/cm}^2\text{]}$$

$$C_{df} = A C_{j0} X_{df}, X_{df} = \frac{2\sqrt{\phi_0}}{\sqrt{2} - \sqrt{1}} (\sqrt{\phi_0 - V_2} - \sqrt{\phi_0 - V_1})$$
 For $V_1 = 0 \text{ V}, V_2 = -1 \text{ V}, X_{df} = \frac{2\sqrt{0.97}}{-1} (\sqrt{0.97 - 0} - \sqrt{0.97 - (-1)})$

$$= \frac{2 \cdot 0.97}{-1} (0.97 - 0.97) = 0.97$$
 For $A = 100 \mu\text{m}^2, C_{df} = (100 \times 10^{-4} \text{ cm}^2) (2.8 \times 10^{-2} \text{ F/cm}^2) (0.97) = 270 \text{ fF}$

W. Liu, X. Jin, J. Chen, M.-C. Jeng, Z. Liu, Y. Cheng, K. Chen, M. Chan, K. Hui, J. Huang, R. Tu, P.K. Ko and Chenming Hu

EECS Department
University of California, Berkeley
Technical Report No. UCB/ERL M98/51
1998

<http://www2.eecs.berkeley.edu/Pubs/TechRpts/1998/ERL-98-51.pdf>

BSIM3v3 is the latest industry-standard MOSFET model for deep-submicron digital and analog circuit designs from the BSIM Group at the University of California at Berkeley. BSIM3v2 is based on its predecessor, BSIM3v3.1. Its many improvements and enhancements include

- * A new intrinsic capacitance model (the Charge Thickness Model), considering the finite charge layer thickness determined by quantum effect, is introduced as capMod 3. It is very accurate in all operating regions.
- * Modeling of C-V characteristics at the weak-to-inversion transition is improved.
- * The T_{j0} dependence is added into the threshold voltage model.
- * The flat band voltage is added as a new model parameter to accurately model MOSFET's with different gate materials.
- * Substrate current dependence on the channel length is improved.
- * The non-quasi-static (NQS) model is restructured to improve the model accuracy and simulation efficiency. NQS is added in the pole zero analysis.
- * The temperature dependence is added to the diode junction capacitance model.
- * The DC junction diode model now supports a resistance-free diode model and a current limiting feature.
- * Option of using C-V inversion charge equations of capMod 0, 1, 2 or 3 to calculate the thermal noise when noMod == 2 or 4 is added.
- * The small negative capacitance of Cjgs and Cjgd in the accumulation-depletion regions is eliminated.
- * A separate set of length/width-dependence parameters is introduced in the C-V model to better fit the capacitance data.
- * Parameter checking is added to avoid bad values for certain parameters.
- * Known bugs are fixed.

Meticulous care has been taken to accomplish the above model enhancements with high levels of accuracy and fast SPICE convergence properties. In addition, every effort has been made to maintain the backward compatibility with the previous version except for the following change:

Softwares for Circuit Simulation:

1. OrCAD Pspice :
<http://www.orcad.com/resources/download-orcad-lite>
2. Tools by Linear Technology(now part of Analog Devices):
<http://www.linear.com/designtools/software/>

Layout tools:

1. Magic VLSI Layout Tool:
<http://opencircuitdesign.com/magic/index.html>
2. Cadence Virtuoso:
https://itswiki.soe.ucsc.edu/index.php/Technology_Setup

Note: you will have to remotely login to the server using this command:
ssh -Y waterdance.soe.ucsc.edu and type in your bluepassword.
If that doesn't work, please contact the ITS Department or contact Eric Shell: Baskin Engineering, Room 313, eshell@ucsc.edu
You can also access cadence in the baskin engineering lab 105.(The computers in that lab run on unix os)