


EE 222 Lecture 6 Jan 25, 2017

RC delay analysis [text pp 292-295]




$$H(s) = \frac{\frac{1}{Cs}}{R + \frac{1}{Cs}} = \frac{1}{1 + RCs} = \left(\frac{1}{RC}\right) \frac{1}{s + \frac{1}{RC}}$$


zero i.c.  
 $V_{in}(s) = \mathcal{L}[u(t)] = \frac{1}{s}$   
 $V_x(s) = H(s) V_{in}(s) = \frac{1}{RC} \frac{1}{s(s + \frac{1}{RC})}$   
 $V_x(t) = 1 - e^{-\frac{t}{RC}}$

When  $t = RC$ ,  $V_x(t) = 1 - e^{-1} = 1 - 0.37 = 0.67$   
 In this case 1 time constant corresponds to ~ 67% of the  $V_x(t \rightarrow \infty)$  final.

Next consider the following circuit




Let  $N$  = Total number of nodes with capacitor  
 $P_i$  = the unique path from input to node  $i$   
 $P_j$  = " to node  $j$  "



Then Elmore delay

$$D_i = \sum_{j=1}^N C_j \sum_{k \in P_{ij}} R_k$$

Example  $\tau_{D7} = \sum_{j=1}^8 C_j \sum_{k \in P_{7j}} R_k$   
 $= C_1 R_1 + C_2 R_1 + C_3 R_1 + C_4 R_1 + C_5 R_1 + C_6 (R_1 + R_2) + C_7 (R_1 + R_2 + R_3) + C_8 (R_1 + R_2 + R_3 + R_4)$




Lumped Model:  $\tau = R_T C_T$   
 Distributed Model:  $\tau = \sum_{i=1}^N C_i R_i$   
 $\tau = C_T R_T$   
 $\tau = C_T R_T \left( \frac{1}{2} + \frac{1}{2N} \right) \rightarrow \frac{C_T R_T}{2} \text{ as } N \rightarrow \infty$

Typical 65nm technology case

$h = 3 \mu m$ ,  $t_{ox} = 2.6 nm$ ,  $t_{poly} = 1 \mu m$   
 Metal 1 thickness =  $1.8 \mu m$   
 Minimum width =  $0.09 \mu m$   
 $C_{metal} \text{ over field oxide } (h) = 0.03 \text{ fF}/\mu m^2 \text{ area}$   
 $0.044 \text{ fF}/\mu m \text{ perimeter}$   
 $R_{\square} = \rho \frac{0.09 \mu m}{1.8 \times 0.09 (\mu m)^2} = 1.6 \times 10^{-8} \Omega \cdot m \frac{1}{1.8 \mu m}$   
 $= \frac{1.6}{1.8} \times 10^{-8} \Omega$   
 $= 9 \times 10^{-9} \Omega/\square$   
 For  $l = 900 \mu m$ ,  $\frac{900 \mu m}{0.09 \mu m} = 10,000 \square$   
 $R_{total} = 9 \times 10^{-9} \Omega/\square \times 10,000 \square = 90 \Omega$   
 $C_{total} = 0.03 \text{ fF}/\mu m^2 \times 0.09 \times 900 (\mu m)^2 + 0.044 \text{ fF}/\mu m \times 2 \times 900 \mu m$   
 $= 2.43 \text{ fF} + 79.2 \text{ fF} = 81.6 \text{ fF}$   
 $R_T C_T = 90 \Omega \times 81.6 \text{ fF} = 7.34 \text{ ps} (\approx 4 \text{ ps})$

(Example)  $l = 100 \mu m$ ,  $W = 5 \mu m$ ,  $t = 2 nm$

$R_T = \rho \frac{l}{A} = 1.6 \times 10^{-8} \Omega \cdot m \frac{10^{-4} m}{10 \times 10^{-18} m^2} = 1.6 \times 10^5 \Omega = 160 \text{ k}\Omega$   
 $C_T = 0.03 \text{ fF}/\mu m^2 \times 100 \mu m \times 5 \times 10^{-3} \mu m = 0.025 \text{ fF}$   
 $R_T C_T = (160 \times 10^3) \times (0.025 \times 10^{-15}) = 4 \text{ ps}$   
 (Distributed model for larger  $N = 2 \text{ ps}$ )



Power Meter (Ref Text section 6.7) by S. Kang

$C = f(W, L, \mu, \epsilon, C_{wire})$   
also voltage dependent

$$Power = \frac{1}{T} \int_0^T i_{dd}(t) V_{DD} dt = \left[ \frac{1}{T} \int_0^T i_{dd}(t) dt \right] V_{DD}$$

average current drawn from the Power supply

$C = ?$

$$P = C V_{DD}^2 f$$

too simplistic

Power meter

$$C_y \frac{dV_y(t)}{dt} = \beta i_s(t) - \frac{V_y(t)}{R_y}$$

$$V_y(0) = 0$$

$$V_y(t) = \frac{\beta}{C_y} \int_0^t i_s(t) dt - \frac{t}{R_y C_y} i_s(t) dt$$

when  $R_y C_y \gg T$ ,

$$V_y(t) \approx \frac{\beta}{C_y} \int_0^t i_s(t) dt$$

Choose  $\beta = V_{DD} C_y / A$ , then

$$V_y(t) \approx \frac{V_{DD}}{A} \int_0^t i_{dd}(t) dt = P_{avg}$$

Example page 293

65nm technology  
 $V_{DD} = 1.2V$   
 $Temp = 50^\circ C$   
 $W/L = 5/1$ ,  $W/L = 2 W/L = 10/1$

$C_L = 10 fF$

$V_y(t) = P_{avg}$

Power-Delay Product =  $C_L V_{DD}^2 = 2 P_{avg} \tau_p$

(PDP)

average prop. delay  
average switching power at max op. freq

Energy-Delay Product (EDP)

$$EDP = PDP \times \tau_p$$

$$= C_L V_{DD}^2 \tau_p = 2 P_{avg}^* \tau_p^2$$

(if leakage that ok, powers are neglected)

| 64b adder A & B | delay (ps) | power (mW) | PDP (pJ) | EDP ( $10^{-15} J \cdot s$ ) |
|-----------------|------------|------------|----------|------------------------------|
| Add-A           | 180        | 40         | 7.2      | 1.296                        |
| Add-B           | 240        | 30         | 7.2      | 1.728                        |


30% faster captures Form 57r Add-A

Super Buffer Design

choose  $N$  such that  $N C_L = C_{large}$

in the chain each inverter has an identical delay of  $\tau = \frac{C_L + C_G}{C_L + C_G}$

thus  $\tau_{total} = (N+1) \tau = \frac{C_L + C_G}{C_L + C_G}$



**Minimize  $T_{total}$**   
**of  $\alpha, N$**

From  $T_{total} = (N+1) \tau_0 \frac{C_L + \alpha C_g}{C_L + C_g}$

$\alpha^{N+1} C_g = C_{load} \Rightarrow \alpha^{N+1} = \left(\frac{C_{load}}{C_g}\right)$

Taking natural log on both side.

$(N+1) \ln \alpha = \ln\left(\frac{C_{load}}{C_g}\right)$


$N+1 = \frac{\ln\left(\frac{C_{load}}{C_g}\right)}{\ln \alpha}$

$T_{total} = \frac{\ln\left(\frac{C_{load}}{C_g}\right)}{\ln \alpha} \tau_0 \frac{C_L + \alpha C_g}{C_L + C_g}$

$\frac{\partial T_{total}}{\partial \alpha} = \tau_0 \ln\left(\frac{C_{load}}{C_g}\right) \left[ \frac{1}{(\ln \alpha)^2} \left( \frac{C_L + \alpha C_g}{C_L + C_g} \right) + \frac{1}{\ln \alpha} \left( \frac{C_g}{C_L + C_g} \right) \right] = 0$

$\Rightarrow \alpha (\ln \alpha - 1) = \frac{C_L}{C_g}$  when  $C_L \ll C_g$ ,  $\alpha = e = 2.718$

$N = \ln\left(\frac{C_{load}}{C_g}\right) / \ln \alpha$




**Slide 3.8**  
Circuits with Reduced Swing

$V_{GS} = V - (V - V_{th}) = V_{th}$   
 no more current once  $V_C = V - V_{th}$

Energy consumed is proportional to output swing

More generically, we can compute the energy it takes to charge a capacitance from a voltage  $V_1$  to a voltage  $V_2$ . Using similar math, we derive that this requires from the supply an amount of energy equal to  $CV^2(V_2 - V_1)$ . This equation will come in handy for a number of special circuits. One example is the NMOS pass-transistor chain. It is well-known that the maximum voltage at the end of such a chain is one threshold voltage below the supply [Rabaey03]. Using the afore-derived equation, we find that the energy dissipation in this case equals  $CV_{DD}(V_{DD} - V_{th})$ , and is proportional to the swing at the output. In general, reducing the swing in a digital network results in a linear reduction in energy consumption.

[R1]



**Slide 3.12**  
Dynamic Power Consumption

Power = Energy per transition x Transition rate

$= C_L V_{DD}^2 f_{0-1} = K f_{clock}$   
 $= C_L V_{DD}^2 P_{0-1}$   
 $= C_{switched} V_{DD}^2 f$

$f = \text{clock freq}$

- Power dissipation is data dependent - depends on the switching probability,  $P_{0-1}$
- Switched capacitance  $C_{switched} = P_{0-1} C_L = \alpha C_L$  ( $\alpha$  is called the switching activity factor)

This brings us back to the generic case of the CMOS inverter. To translate the derived energy per operation into power, it must be multiplied with the rate of power-consuming transitions  $f_{0-1}$ . The unit of the resulting metric is Watt (= Joules/sec). This translation leads right away to one of the hardest problems in power analysis and optimization: it requires knowledge of the "activity" of the circuit. Consider a circuit with a clock frequency  $f$ . The probability that a node will make a 0-to-1 transition at a given clock tick is given by  $\alpha$ , where  $0 \leq \alpha \leq 1$  is the activity factor at that node. As we discuss in the following slides,  $\alpha$  is a function of the circuit topology and the activity of the input signals. The accuracy of power estimation depends largely upon how well the activity is known - which is most often not very much.

[R1]

Also, F. Najm, R. Burch, P. Yang and I. Hajj, "Probabilistic simulation for reliability analysis of CMOS VLSI circuits", IEEE Trans. on CAD, April 1990 (Best Paper Award).

### Impact of Logic Function

Example: Static two-input NOR gate

| A | B | Out |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 0   |

Assume signal probabilities  
 $P_{A=1} = 1/2$   
 $P_{B=1} = 1/2$

Then transition probability  
 $P_{0 \rightarrow 1} = P_{out=0} \times P_{out=1}$   
 $= 3/4 \times 1/4 = 3/16$

If inputs switch every cycle  
 $\alpha_{NOR} = 3/16$

NAND gate yields similar result

Let us, for instance, derive the activity of a two-input NOR gate (which defines the topology of the circuit). Assume that each input has an equal probability of being a 1 or a 0, and that the probability of a transition at a clock tick is 50-50 as well, ensuring an even-distribution between states. With the aid of the truth table we derive that the probability of a 0-1 transition (or the activity) equals 3/16. More generally, the activity at the output node can be expressed as a function of the 1-probabilities of the inputs A and B:  $\alpha_{NOR} = P_A P_B (1 - P_A P_B)$ .

[R1]

### Impact of Logic Function

Example: Static two-input XOR gate

| A | B | Out |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 0   |

Assume signal probabilities  
 $P_{A=1} = 1/2$   
 $P_{B=1} = 1/2$

Then transition probability  
 $P_{0 \rightarrow 1} = P_{out=0} \times P_{out=1}$   
 $= 1/2 \times 1/2 = 1/4$

If inputs switch every cycle  
 $\alpha_{XOR} = 1/4$

A similar analysis can be performed for an XOR gate. The observed activity is a bit higher (1/4).

[R1]

### Transition Probabilities for Basic Gates

As a function of the input probabilities

|     | $P_{0 \rightarrow 1}$                                  |
|-----|--|
| AND | $(1 - P_A P_B) P_A P_B$                                |
| OR  | $(1 - P_A)(1 - P_B)(1 - (1 - P_A)(1 - P_B))$           |
| XOR | $(1 - (P_A + P_B - 2 P_A P_B))(P_A + P_B - 2 P_A P_B)$ |

Activity for static CMOS gates  
 $\alpha = P_A P_B$

Slide 3.15  
 These results can be generalized for all basic gates.

[R1]

### Activity as a Function of Topology

XOR versus NAND/NOR

$\alpha_{NAND/NOR} = (2^N - 1) / 2^{2^N} P_{0,0} = 1/4$

fan-in number

Slide 3.16  
 The topology of the logic network has a major impact on the activity. This is nicely illustrated by comparing the activity of NAND (NOR) and XOR gates as a function of fan-in. The output-transition probability of a NAND gate goes asymptotically to zero. The probability of the output being a 0 is indeed becoming smaller with increasing fan-in. An example of such a network is a memory-address decoder. On the other hand, the activity of an XOR network is independent of fan-in. This does not bode well for the power dissipation of modules such as large encryption and coding functions, which primarily consist of XORs.

[R1]

### How About Dynamic Logic? (domino logic)

Energy dissipated when effective output is zero!  
 or  $P_{out=1} = P_0$

Always larger than  $P_A P_B$ !

E.g.,  $P_{0,1}(\text{NAND}) = 1/2^N$ ;  $P_{0,1}(\text{NOR}) = (2^N - 1) / 2^N$

Activity in dynamic circuits hence always higher than in static. But ... capacitance most often smaller.

activity and capacitance, the latter being smaller in dynamic logic. In general though, the higher activity outweighs the capacitance gain.

Precharge  
 CMOS  
 NMOS

domino CMOS  
 invented by AT&T Bell Labs  
 @ Kravbeck, C. Lee, S. Lau

[R1]

### Differential Logic?

Static: Activity is doubled  
 Dynamic: Transition probability is 1!

Hence power always increases.

Slide 3.18  
 Another interesting logic family is differential logic, which may seem attractive for very low-voltage designs due to its increased signal-to-noise ratio. Differential implementations come unfortunately with an inherent disadvantage from a power perspective: not only is the overall capacitance higher, the activity is higher as well (for both static and dynamic implementations). The only positive argument is that differential implementation reduces the number of gates needed for a given function, and thus reduces the length of the critical path.

[R1]

### Evaluating Power Dissipation of Complex Logic

- Simple idea: start from inputs and propagate signal probabilities to outputs

- But:
  - Reconvergent fan-out
  - Feedback and temporal/spatial correlations

static power analysis seem favorable at a first glance. Consider, for instance, the network shown on the slide, and assume that the 1- and 0-probabilities of the primary input signals are known. Using the basic gate expressions presented earlier, the output signal probabilities can be computed for the first layer of gates starting from the primary inputs. This process is then repeated until the primary outputs are reached.

This process seems fairly straightforward indeed. However, there is a catch. For the basic gate equations to be valid, the inputs must be statistically independent. In probability theory, to say that two events are independent intuitively means that the occurrence of one event makes it neither more nor less probable that the other occurs. While this assumption is in general true for the network of the slide (assuming obviously that all the primary input signals are independent), it unfortunately rarely holds in actual circuits.

### Reconvergent Fan-out (Spatial Correlation)

Inputs to gates can be interdependent (correlated)

no reconvergence:  $P_Z = 1 - (1 - P_A)P_A$

reconvergent:  $P_Z = 1 - (1 - P_A)P_A$ ? NO!

Must use conditional probabilities:  $P_Z = 1 - P_A \cdot P(A|A) = 1$

Becomes complex and intractable real fast

**Slide 3.20**  
Even if the primary inputs to a logic network are independent, the signals may become correlated or "colored", while they propagate through the logic network. This is best illustrated with a simple example, which showcases the impact of a network property called reconvergent fan-out. In the rightmost circuit, the inputs to the NAND gate Z are not independent, but are both functions of the same input signal A. To compute the output probabilities of Z, the expression derived earlier for a NAND gate is no longer applicable, and conditional probabilities need to be used. Conditional probability is the probability of some event A, given the occurrence of some other event B. Conditional probability is expressed as  $P(A|B)$ , and is read as "the probability of A, given B". More specifically, one can derive that  $P(A|B) = P(A \cap B) / P(B)$ , assuming that  $P(B) \neq 0$ .

While propagating these conditional probabilities through the network is theoretically possible, you may guess that the complexity of doing so for complex networks rapidly becomes unmanageable – and that indeed is the case.

### Temporal Correlations

Temporal correlation in input streams

01010101010101...  
00000001111111...

Both streams have same  $P=1$  but different switching statistics

- Activity estimation the hardest part of power analysis
- Typically done through simulation with actual input vectors (see later slides)

**Slide 3.21**  
The story gets complicated even further by the occurrence of temporal correlations. A signal shows temporal correlation if a data value in the signal stream is dependent upon previous values in the stream. Temporal correlations are the norm in sequential networks, as any signal in the network is typically a function of its previous values owing to the existence of feedback network. In addition, primary input signals

as well may show temporal dependence. For example, in a digitized speech signal any sample value is dependent upon the previous values. All these arguments help to illustrate that static activity analysis is a very hard problem indeed, and actually all but impossible. Hence, power analysis tools either rely on simulations of actual signal traces to derive the signal probabilities or make simplifying assumptions – for instance, it is assumed that the input signals are independent and purely random. This is discussed in more detail in Chapter 12. In the following chapters, we will most often assume that activity of a module in its typical operation mode can be characterized by an independent parameter  $\alpha$ .

### Revisit of Super Buffer Design with Power Minimization

$C_g \alpha^{N+1} = C_L$

Total delay  $\tau_{total} = (N+1) \tau_0 \left( \frac{C_L + \alpha C_g}{C_L + C_g} \right)$

Super buffers  $\rightarrow N \leq \frac{\tau_{spec}}{\tau_0} \frac{C_L + C_g}{C_L + \alpha C_g}$

Total power  $= \alpha (C_L + \alpha C_g) V_{DD}^2 f [1 + \alpha + \dots + \alpha^N]$

1) Make  $N = \frac{\tau_{spec}}{\tau_0} \frac{C_L + C_g}{C_L + \alpha C_g}$  as large as possible.

\*  $\ln \alpha = \frac{\ln \frac{C_L + C_g}{C_L + \alpha C_g}}{N+1} \rightarrow \alpha = e^{\frac{\ln \frac{C_L + C_g}{C_L + \alpha C_g}}{N+1}}$

(Example) For a CMOS technology with  $C_x = 22 \text{ fF}/\mu\text{m}^2$   
 $L = 60 \text{ nm}$ ,  $W_n + W_p = 600 \text{ nm}$   
 $g = C_x \cdot (W_n + W_p) \cdot L$   
 $= 22 \text{ fF}/\mu\text{m}^2 \cdot (600 \times 10^{-9} \text{ m}) \cdot (60 \times 10^{-9} \text{ m})$   
 $= 22 \times 36 \times 10^{-15} \text{ F} = 0.79 \text{ pF}$   
 suppose  $C_{load} = C_g e^{\alpha} = 0.79 \text{ pF} (e^{\alpha}) = 117.2 \text{ pF}$   
 then  $N+1 = \ln \frac{C_{load}}{C_g} = 7 \rightarrow N = 6$   
 $\tau_{total} \approx 6 \tau_0 \frac{C_L + \alpha C_g}{C_L + C_g}$   
 $P_{total} = \alpha (C_L + \alpha C_g) V_{DD}^2 f (1 + \alpha + \alpha^2 + \dots + \alpha^N)$ ,  $N=6$   
 $\approx e (C_L + e C_g) V_{DD}^2 f (1 + e + e^2 + \dots + e^6)$   
 For min. power  $N+1 = \frac{\tau_{spec}}{\tau_0} \frac{C_L + C_g}{C_L + \alpha C_g}$  Assume to be, say 8  
 $P_{total} = \alpha (C_L + \alpha C_g) V_{DD}^2 f (1 + \alpha + \alpha^2 + \dots + \alpha^8)$   
 $\alpha < e = 2.718$

When both  $N = 4 (\alpha = 2)$  and  $N = 8 (\alpha = e)$  meet the delay specification  
 calculate total area (active) and power for both  $N=4$  &  $N=8$  and choose the one with less power.

$$N=4 \quad \rho = \alpha_1 (C_L + \alpha_1 C_g) \gamma_{pp}^2 (1 + \alpha_1 + \alpha_1^2 + \alpha_1^3 + \alpha_1^{N-4})$$

$$\text{Active Area} = \sum_{k=0}^{N-4} (w_k + w_p) \alpha_1^k$$

$$N=4 \quad \rho = \alpha_2 (C_L + \alpha_2 C_g) \gamma_{pp}^2 (1 + \alpha_2 + \alpha_2^2 + \dots + \alpha_2^{N-4})$$

$$\text{Active Area} = \sum_{k=0}^{N-4} (w_k + w_p) \alpha_2^k$$