


EE 222 Lecture 8 Feb. 1, 2018


ROM (Read Only Memory) - nMOS ROM  
PLA




$$\begin{aligned} I_1 &= \overline{A_2 + A_1} \\ I_2 &= \overline{A_2 + \overline{A_1}} \\ I_3 &= \overline{\overline{A_2} + A_1} \\ I_4 &= \overline{\overline{A_2} + \overline{A_1}} \end{aligned} \left. \vphantom{\begin{aligned} I_1 \\ I_2 \\ I_3 \\ I_4 \end{aligned}} \right\} \text{NOR array}$$

$$\begin{aligned} Z_1 &= A_0 I_1 + I_2 + I_3 + \overline{A_0} I_4 \\ Z_2 &= A_0 I_3 + \overline{A_0} I_4 \\ Z_3 &= A_0 I_1 + \overline{A_0} I_2 \end{aligned} \left. \vphantom{\begin{aligned} Z_1 \\ Z_2 \\ Z_3 \end{aligned}} \right\} \begin{array}{l} \text{NOR array} \\ \text{gated by } A_0, \overline{A_0} \end{array}$$


NOR decoder - NOR ROM array




4x4 NOR-based ROM




NAND-row decoder - NAND ROM array




An Example of Column Decoder Circuit (Binary Tree Decoder)





### 4x4 NAND-based ROM



### Fabrication



### A Structure of CMOS Dynamic PLA (Layout)



domino CMOS (ground switched NOR array)  
 (domino circuit)  
 Ref: R.H. Krambeck, C.M. Lee and J.F. Law, "High-Speed Compact Circuits with CMOS", IEEE J of Solid-State Circuits, 5(1) (1970)

$$\tau_{HL} = \frac{\beta (C_{wire} + N C_{drain}) V_{DD}}{I_{drive}} < \tau_{spec}$$

For  $\tau_{spec} = 0.25 \text{ ns}$  (WL/BL delay)

$$C_{drain} = 0.01 \text{ fF}$$

$$V_{dd} = 1.2 \text{ V}$$

$\beta = 2$  (empirical constant)

$$I_{d1} = 0.6 \mu\text{A}, C_{wire} \approx N C_{drain}$$


$$N < \frac{0.25 \times 10^{-9} \times 0.6 \times 10^{-6}}{2 (0.01 \times 10^{-15}) \times 1.2} \approx \frac{0.15 \times 10^{-15}}{2.4 \times 10^{-15} \times 10^3} \approx 62 \text{ (number of nMOS's per WL/BL)}$$

### CMOS reference

F.M. Wanlass and C.T. Sah, "Nanowatt Logic using Field-Effect Metal-Oxide Semiconductor Triodes", IEEE Solid-State Circuits Conf. Philadelphia, PA (1963) (First CMOS paper)


### Nonvolatile Semiconductor Memory

#### Metal-Insulator-Semiconductor (MIS) Structure



By D. Kahng and S.M. Sze  
 Bell System Technical Journal (1969)

Operation Principle of metal-insulator-metal-insulator-semiconductor nonvolatile memory




Electrons are injected into the floating gate (metal 2) by tunneling through insulator 1, and are stored semi-permanently.




electrons are injected into the 'floating gate' by crossing the oxide (SiO<sub>2</sub>) potential barrier and are stored in the floating gate. Thus, named FGMOS (Floating-gate Avalanche injection MOS)

MNOS structure (Metal Nitride oxide Semicon)



Energy Band Diagram



$$J_N = C_N E_N^2 \exp(-E_N/E_{FN})$$

$$J_{ox} = C_{ox} E_{ox}^2 \frac{\pi k T / E_{ox}}{\sin(\pi k T / E_{ox})} \exp(-E_{ox}/E_{ox})$$

$E_N$  = electric field in the nitride layer  
 $E_{ox}$  = " " oxide layer

$k$  = Boltzmann's constant


$T$  = temp in [°K]

$J_N$  = nitride layer current density

$J_{ox}$  = oxide layer "  $V_g = E_{ox} t_{ox} + E_N t_N$



e.g.  $C_{ox} = 10^{-5} \text{ A/V}^2$      $C_N = 3.5 \times 10^{-10} \text{ A/V}^2$   
 $E_{ox} = 2.54 \times 10^6 \text{ V/cm}$      $E_N = 1.2 \times 10^8 \text{ V/cm}$   
 $t_{ox} = 50 \text{ Å}$      $t_N = 1000 \text{ Å}$

Stacked oxide Tetrade Proposed by H. G. Dill & T. N. Tombs (1969)



# Flash Memory

Memory cell is a transistor with a floating gate whose threshold voltage can be programmed (changed) repeatedly by applying an electric field (through  $V_{cf}$  voltage) to its gate.



$$C_{total} = C_{FC} + C_{FS} + C_{FD}$$

$$V_{Ft} = \frac{Q_{FF}}{C_{FA}} + \frac{C_{FC}}{C_{total}} V_{CF} + \frac{C_{FD}}{C_{total}} V_D$$

$Q_{FF}$  = charge stored in the floating gate

$$V_T(CF) = \frac{C_{total}}{C_{FC}} V_T(Ft) - \frac{Q_{FF}}{C_{FC}} - \frac{C_{FD}}{C_{FC}} V_D$$

$$\Delta V_T(CF) = - \frac{\Delta Q_{FF}}{C_{FC}}$$

between '0' & '1'




## NOR Flash Memory

Signal	Operation	Erase	Program	Read
BL1	open	0V	1V	
WL1	open	0V	0V	0V
Source line	12V	0V	0V	0V
WL2	0	12V	0V	0V


NOR array - faster but many contacts (area ↑)  
 \* NAND array \* slower but compact (area ↓)

Signal	Operation	Erase	Program	Read
BL1	open	0V	1V	
WL1	0	10V	5V	
WL2	0	10V	5V	
WL3	0	10V	5V	
WL4	0	20V	0V	
WL5	0	10V	5V	
WL6	0	10V	5V	
Source line	20V	0V	0V	
select line 2	open	0V	5V	
P-wall	20V	0V	0V	
n-tub	20V	0V	0V	

## Charge Pumping → High voltage Vpp generation



## Multi-level-cell Threshold Voltage Distribution in Flash (4 values) - 2bits/cell




# Subthreshold operation

## Opportunities for Ultra-Low Voltage

- Number of applications emerging that do not need high performance, only extremely low power dissipation
- Examples:
  - Standby operation for mobile components
  - Implanted electronics and artificial senses
  - Smart objects, fabrics, and e-textiles
- Need power levels below 1 mW (even  $\mu\text{W}$  in certain cases)

**Slide 11.4**  
 Although keeping the power density constant is one motivation for the continued search to lower the EOP, another, maybe even more important, reason is the exciting applications that only become feasible at very low energy/power levels. Consider, for instance, the digital wristwatch. The concept, though straightforward, only became attractive once the power dissipation

[R1]




**Slide 11.5**  
 The question of the minimum operational voltage of a CMOS inverter was addressed in a landmark paper [Swanson?] in the early 1970s published even before CMOS integrated circuits came in vogue! For an inverter to be regenerative and to have two distinct steady-state operation points (a "1" and a "0"), it is essential that the absolute value of the gain of the gate in the transition region be larger than 1. Solving for those conditions leads to an expression for  $V_{min}$  equal to  $2kT/q \ln(1+n)$ , where  $n$  is the slope factor of the transistors. One important observation is that  $V_{min}$  is proportional to the operational temperature  $T$ . Cooling down a CMOS circuit to temperatures even to absolute zero (e.g., liquid Helium), makes operation at mV levels possible. (Unfortunately, the energy going into the cooling more than offsets the gains in operational energy.) Also, the closer the MOS transistor operating in sub-threshold mode gets to the ideal bipolar transistor behavior, the lower the minimum voltage. At room temperature, an ideal CMOS inverter (with a slope factor of 1) could marginally operate at as low as 60 mV!

gain < -1  
 | gain > 1

$$I_{DS} = I_0 e^{\frac{V_{GS}-V_{th}}{n k T / q}} \left(1 - e^{-\frac{V_{DS}}{k T / q}}\right) = I_0 \frac{V_{GS}}{n k T / q} \left(1 - e^{-\frac{V_{DS}}{k T / q}}\right)$$

where  $I_0 = I_s e^{-\frac{V_{th}}{n k T / q}}$




**Slide 11.6**  
 Given the importance of this expression, a quick derivation is worth undertaking. We assume that at these low operational voltages, the transistors operate only in the sub-threshold regime, which is often also called the weak-inversion mode. The current-voltage relationship for a MOS transistor in sub-threshold mode was presented in Chapter 2, and is repeated here for the sake

$$x_i = V_i / kT, \quad x_o = V_o / kT, \quad x_D = V_{DD} / kT$$

Thermal voltage

$$x_o = x_D + \ln\left(\frac{1 - e^{-x_D} + \sqrt{(1 - e^{-x_D})^2 + 4 e^{-x_D}}}{2}\right), \quad q = e^{-\frac{x_D - x_o}{n}}$$




**Slide 11.7**  
 The (static) voltage transfer characteristic (VTC) of the inverter is derived by equating the current through the NMOS and PMOS transistors. The derivation is substantially simplified if we assume that two devices have exactly the same strength when operating in sub-threshold. Also, normalizing all voltages with respect to the thermal voltage  $\Phi_T$  leads to more elegant expressions. Setting the gain to -1 yields the same expression for the minimum voltage as was derived by Swanson.

$$A_N = -\frac{2(1 - e^{-x_D - x_o}) - e^{-x_D} - e^{-x_o}}{n(2e^{-x_D} - e^{-x_D - x_o}) - e^{-x_o}}$$

$$|A_{Vmin}| = 1, \quad x_D = 2 \ln(n+1)$$

## Results from Analytical Model




thermal voltage leads to reasonable noise margins (assuming  $n = 1.5$ ). This is approximately equal to 100 mV.

$$x_D = V_{DD} / kT$$

$$x_D = 4 \approx 100 \text{ mV}$$

$$kT = \frac{kT}{q} \text{ (thermal voltage)}$$

$$= 26 \text{ mV at } T = 300 \text{ K (room temp.)}$$



**Slide 11.9**  
 Simulations (for a 90 nm technology) confirm these results. When plotting the minimum supply voltage as a function of the PMOS/NMOS ratio, a minimum can be observed when the inverter is completely symmetrical, that is when the PMOS and NMOS transistors have identical drive strengths. Any deviation from the symmetry causes  $V_{min}$  to rise. This implies that transistor sizing will play a role in the design of minimum-voltage circuits.

Also worth noting is that the simulated minimum voltage of 60 mV is slightly higher than the theoretical value of 48 mV. This is mostly owing to the definition of "operational" point. At 48 mV, the inverter is only marginally functional. In the simulation, we assume a small margin of approximately 25%.

