



EE 222 Lecture 8 Feb. 1, 2018




$$\begin{aligned} \bar{I}_1 &= \overline{\bar{A}_2 + \bar{A}_1} \\ \bar{I}_2 &= \overline{\bar{A}_2 + A_1} \\ \bar{I}_3 &= \overline{\bar{A}_2 + A_1} \\ \bar{I}_4 &= \overline{A_2 + A_1} \end{aligned} \left. \begin{aligned} \bar{Z}_1 &= A_0 \bar{I}_1 + \bar{I}_2 + \bar{I}_3 + \bar{A}_0 \bar{I}_2 \\ \bar{Z}_2 &= A_0 \bar{I}_3 + \bar{A}_0 \bar{I}_4 \\ \bar{Z}_3 &= A_0 \bar{I}_1 + \bar{A}_0 \bar{I}_2 \end{aligned} \right\} \text{NOR array gated by } A_0, \bar{A}_0$$


NOR Decoder - NOR ROM Array




4 x 4 NOR-based ROM





NAND-row decoder - NAND ROM Array





An Example of Column Decoder Circuit (Binary Tree Decoder)



4x4 NAND-based ROM



A Structure of CMOS Dynamic PLA (Layout)



Ref: R.H.Krambeck, C.M.Lee and H.F.Law, "High-speed Compact Circuits with CMOS," IEEE J. of Solid-state Circuits, SC-17 (1982)

$$t_{HL} = \frac{\beta (C_{wire} + NC_{drive}) V_{DD}}{I_{drive}} < t_{spec}$$

For $t_{spec} = 2.5 \text{ ns}$ (WL/BL delay)

$C_{drive} = 0.01 \text{ fF}$

$V_{dd} = 1.2V$

$\beta = x$ (empirical constant)

$I_{dd} = 0.6 \mu A$, $C_{wire} < N C_{drive}$

$$N < \frac{0.25 \times 10^{-9} \times 0.6 \times 10^{-6}}{2 \times (0.01 \times 10^{-15}) \times 1.2V} \times \frac{0.15 \times 10^{-15}}{2.4 \times 10^{-15} \times 10^{-3}}$$


$$\approx 62 \text{ (number of nMOS per WL/BL)}$$

CMOS reference

F.M. Wanlass and C.T. Sah, "Nanowatt Logic using Field-Effect Metal-Oxide Semiconductor Triodes," IEEE Solid-State Circuits Conf. Philadelphia, PA (1963) (First CMOS paper)


Nonvolatile Semiconductor Memory

Metal-Insulator-Semiconductor (MIS) structure



By D. Kahng and S.M. Sze
Bell System Technical Journal (1967)

Operation Principle of metal-insulator-metal-insulator-semiconductor nonvolatile memory




Electrons are injected into the floating gate (metal 1) by tunneling through insulator 1, and are stored semi-permanently.




electrons are injected into the 'floating gate' by crossing the oxide (SiO_2) potential barrier and are stored in the floating gate.
Thus, named FAMOS (Floating-gate Avalanche injection MOS)

MNOS structure (Metal Nitride Oxide Semiconductor)



Energy Band Diagram



$$J_N = C_N E_N^2 \exp(-E_N/E_N)$$

$$J_{Ox} = C_{Ox} E_{Ox}^2 \frac{\pi e k T / E_{Ox}}{\sin(\pi k T / E_{Ox})} \exp(-E_{Ox}/E_{Ox})$$

E_N = electric field in the nitride layer

E_{Ox} = electric field in the oxide layer

k = Boltzmann's constant


T = temp in ${}^\circ\text{K}$

J_N = nitride layer current density

$$J_O (J_{Ox}) = \text{oxide layer} \quad \Rightarrow \quad V_F = E_{Ox} t_{Ox} + E_{Nt} t_N$$



$$\begin{aligned} & 2.9 \cdot C_{Ox} = 10^{-5} \text{ A/V}^2 \quad C_N = 3.5 \times 10^{-10} \text{ A/V}^2 \\ & E_2 = 2.54 \times 10^9 \text{ V/cm} \quad E_F = 1.2 \times 10^8 \text{ V/cm} \\ & t_{Ox} = 50 \text{ Å} \quad t_N = 1000 \text{ Å} \end{aligned}$$

Stacked Gate Tetradic Proposed by H. G. Dill & T. N. Toombs (1969)



Flash Memory

Memory cell is a transistor with a Floating gate whose threshold voltage can be programmed (changed) repeatedly by applying an electric field (through V_T voltage) to its gate.





$$C_{\text{total}} = C_{FC} + C_{FO} + C_{FD}$$

$$V_{FG} = \frac{Q_{FG}}{C_{FC}} + \frac{C_{FC}}{C_{\text{total}}} V_{CG} + \frac{C_{FD}}{C_{\text{total}}} V_D$$

Q_{FG} = charge stored in the floating gate



$$V_T(CG) = \frac{C_{\text{total}}}{C_{FC}} V_T(CG) - \frac{C_{FD}}{C_{FC}} V_D$$



*NOR array faster but many contacts (area ↑)
*NAND array slower but compact (area ↓)

operation

signal	BL1	WL1	WL2	WL3	WL4	WL5	WL6	Source Line
BL1	open	0V	1V					
WL1	0	10V	5V					
WL2	0	10V	5V					
WL3	0	20V	0V					
WL4	0	10V	5V					
WL5	0	10V	5V					
WL6	0	10V	5V					
Source Line	20V	0V						



Subthreshold operation

Opportunities for Ultra-Low Voltage

- Number of applications emerging that do not need high performance, only extremely low power dissipation
- Examples:
 - Standby operation for mobile components
 - Implanted electronics and artificial sensors
 - Smart objects, fabrics, and e-textiles
- Need power levels below 1 mW (even μW in certain cases)

Slide 11.4

Although keeping the power density constant is one motivation for the continued search to lower the EOP, another, maybe even more important, reason is the exciting applications that only become feasible at very low energy/power levels. Consider, for instance, the digital wristwatch. The concept, though straightforward, only became attractive once the power dissipation

[R1]

$$I_{DS} = I_S e^{\frac{V_{DS}-V_A}{nKT/q}} \left(1 - e^{-\frac{V_D}{nKT/q}} \right) = I_S e^{\frac{V_{DS}}{nKT/q}} \left(1 - e^{-\frac{V_D}{nKT/q}} \right)$$

where $I_S = I_D e^{\frac{V_D}{nKT/q}}$

Sub-threshold Modeling of CMOS Inverter

- From Chapter 2:

$$I_D = I_S e^{\frac{V_D}{nKT/q}} \left(1 - e^{-\frac{V_D}{nKT/q}} \right)$$

where

$$I_D = I_S e^{\frac{V_D}{nKT/q}}$$


(DIBL can be ignored at low voltages)

of clarity. For low values of V_{DS} , the DIBL effect can be ignored.

Given the importance of this expression, a quick derivation is worth undertaking. We assume that at these low operational voltages, the transistors operate only in the sub-threshold regime, which is often also called the weak-inversion mode. The current-voltage relationship for a MOS transistor in sub-threshold mode was presented in Chapter 2, and is repeated here for the sake

Minimum Operational Voltage of Inverter

- Swanson, Marend (April 1972)
- Further extended in Marend (Oct 2000)



Limitation: gain at mid-point

$$V_{mn}(mid) = \frac{nT}{2} \ln(2) + \frac{C_L}{C_D}$$

$$\text{or } V_{mn}(mid) = \frac{nT}{2} \ln(1+n)$$

$\frac{dV}{dV}$ = gain

$\frac{dV}{dT}$ = slope factor

For ideal MOSFET ($60 \text{ mV/decade slope}$):

$$V_{mn}(mid) = \frac{nT}{2} \ln(2) + 1.3 \cdot \frac{T}{4} = 0.036 \text{ V}$$

at a temperature of 300 K

conditions leads to an expression for V_{mn} equal to $20T/q(\ln(1+n))$, where $n = \text{the size factor of the transistors}$. Our important observation is that V_{mn} is proportional to the operating temperature T . Cooling down a CMOS circuit to temperatures close to absolute zero (e.g., liquid Helium), makes operation at mV levels possible. (Unfortunately, the energy going into the cooling more than often offsets the gains in operational energy.) Also, the closer the MOS transistor operating in sub-threshold mode gets to the ideal bipolar transistor behavior, the lower the minimum voltage. At room temperature, a ideal CMOS inverter (with a slope factor of 1) could marginally operate at as low as 60 mV .

$\frac{dV}{dT} < 1$
gain > 1

Slide 11.5

The question of the minimum operational voltage of a CMOS inverter was addressed in a landmark paper [Swanson72] in the early 1970s. It was established even before CMOS integrated circuits came in vogue! For an inverter to be regenerative and to have two distinct steady-state regions (one with a "1" and a "0"), it is essential that the absolute value of the gain of the gate in the transition region be larger than 1. Solving for those conditions leads to an expression for V_{mn} equal to $20T/q(\ln(1+n))$, where $n = \text{the size factor of the transistors}$. Our important observation is that V_{mn} is proportional to the operating temperature T . Cooling down a CMOS circuit to temperatures close to absolute zero (e.g., liquid Helium), makes operation at mV levels possible. (Unfortunately, the energy going into the cooling more than often offsets the gains in operational energy.) Also, the closer the MOS transistor operating in sub-threshold mode gets to the ideal bipolar transistor behavior, the lower the minimum voltage. At room temperature, a ideal CMOS inverter (with a slope factor of 1) could marginally operate at as low as 60 mV .

$$X_A = V_A/k_T \quad X_O = V_O/k_T \quad X_D = V_D/k_T$$

Thermal voltage

$$X_O = X_D + \ln \left(\frac{1 - q + \sqrt{(q-1)^2 + 4q e^{X_D}}}{2} \right), \quad q = e^{-\frac{kT}{n}}$$

Sub-threshold DC model of CMOS Inverter

Assume NMOS and PMOS are fully symmetric and all voltages remain positive ($V_A > V_D > V_O > V_{DD} > V_{SS}$)

$(k = V_A/V_D = V_O/V_D = V_{DD}/V_{SS})$

The VTC of the inverter for NMOS and PMOS in sub-threshold can be derived

$$X_D = X_0 + \ln \left(\frac{1 - q + \sqrt{(q-1)^2 + 4q e^{X_D}}}{2} \right) \quad \text{where } q = e^{-\frac{kT}{n}}$$

so that

$$X_D = \frac{2(1 - e^{X_D}) - e^{X_D} - q^{-1} e^{-X_D}}{2(1 - e^{X_D}) - e^{X_D} - q^{-1} e^{-X_D}} \quad \text{and } A_{min} = -(q^{1/2} - 1)/q$$

For $|A_{min}| = 1$: $X_D = 2n(\ln(n+1))$

[but E. Vane, CIC'08]


$k = K_N$
 $X_D = \frac{q}{n} X_0$
 $X_D = \frac{q}{n} X_0$

$$A_N = -\frac{2(1 - e^{X_D - X_0}) - e^{X_D - X_0} - q^{-1} e^{-X_D - X_0}}{n(2e^{X_D - X_0} - e^{X_D - X_0} - e^{-X_D - X_0})}$$

$$|AV_{min}| = 1 - X_D = 2 \ln(n+1)$$

Results from Analytical Model

Sub-threshold Inverter



Normalized VTC for $n = 1.5$ as a function of V_{DD} (X_D)

Minimum supply voltage for a given maximum gain as a function of the slope factor n


$X_D = 4$ sufficient for reliable operation

$X_D = 4 \approx 100 \text{ mV}$

$$X_D = \frac{V_{DD}/q}{q} \quad q = \frac{kT}{n} (\text{thermal voltage})$$

$$X_D = 4 \approx 100 \text{ mV} \quad = 2.6 \text{ mV at } T = 300 \text{ K (room temp.)}$$

Confirmed by Simulation (at 90 nm)



Observe: non-symmetry of VTC increases V_{DD}

Slide 11.9

(for a 90 nm technology) confirm the results. When plotting the minimum supply voltage as a function of the PMOS/NMOS ratio, a minimum can be observed when the inverter is completely symmetrical, that is when the PMOS and NMOS transistors have identical drive strengths. Any deviation from the symmetry causes V_{min} to rise. This implies that transistor sizing will play a role in the design of minimum-voltage circuits. Also worth noticing is that the simulated minimum voltage of 60 mV is slightly higher than the theoretical value of 48 mV. This is mostly owing to the definition of "operational" point. At 48 mV, the inverter is only marginally functional. In the simulation, we assume a small margin of approximately 25%.

Also Holds for More Complex Gates

When only one input is switched (and the other fixed to ground), the built-in asymmetry leads to a higher minimum voltage than when both are switched simultaneously. This leads to a useful design rule-of-thumb when designing logic networks for minimum-voltage operation: *one should strive to make the gate topology symmetrical over all input conditions.*

Diagram: Two logic gates are shown. The first is a NOR gate with inputs A and B. The second is a more complex gate labeled A=B. Both gates show a red waveform at the output.

Slide 11.11

Now that because the minimum voltage is settled, the question of the minimum energy per operation (E_{OP}) can be tackled. In a follow-up paper to his 1963 paper, von Neumann (Menzel, JSC700) argued that moving a single electron over the minimum voltage requires an energy equal to $kT \ln(2)$. This result is remarkable in a number of ways.

- This expression for the minimum energy for a digital operation was already predicted much earlier by John von Neumann (in 1966).

Neumann (as reported in von Neumann, 1966). Landauer later established that this is only the case for "logically irreversible" operations in a physical computer that dissipate energy by generating a corresponding amount of entropy for each bit of information that gets irreversibly erased. This bound hence does not hold for reversible computers (if such could be built) (Landauer, 1961).

Slide 11.12

Propagation Delay of Sub-threshold Inverter

$$\tau_p = \frac{C_{\text{load}}}{I_{\text{dd}}} = \frac{C_{\text{load}}}{I_0 e^{\frac{V_{DD}}{V_T}}} \quad (\text{for } V_{DD} \gg V_T)$$

$$\text{Normalizing } \tau_p \text{ to } \tau_0 = C \Phi_1 / I_0 \quad \tau_p = \frac{\tau_0}{e^{\frac{V_{DD}}{V_T}}} = \frac{\tau_0}{e^{-V_{DD}/V_T}}$$

Computation based on convolutional model and gate dimensions (FO4, 90 nm)

task as an optimization problem in the E-D space.

The main difficulty in performing analysis in the sub-threshold region is that the equations are quite simple and non-exponential (as used to be the case for bipolar transistors). Under the further assumption of symmetry, an expression of the inverter delay is readily derived. Observe again that a reduction in supply voltage has an exponential effect on the delay!

$$\frac{\tau_p}{\tau_0} = \frac{C_{\text{load}}}{I_0 e^{\frac{V_{DD}}{V_T}}} / \frac{C_{\text{load}}}{I_0} = \frac{X_D}{e^{X_D/V_T}} = X_D e^{-X_D/V_T} \quad \text{normalize delay}$$

Table ORTC1 Summary Table of ITRS Technology Trend Targets

Year of Production	2013	2019	2017	2019	2021	2017	2023	2025	2019
Logic Inducts Node/Node Label	"90Y"	"10"	"7"	"5"	"3.5"	"2.8"	"1.8"	"1.0"	"7"
Logic to Pileup	40	32	25	20	15	12	10	7	8
DRAM 0.5 Pitch (nm)	30	25	20	15	11	10	8	7	8
DRAM 0.75 Pitch (nm)	28	24	20	17	14	12	10	7.5	7.5
FinFET Fin Halfpitch (nm)(1)	30	24	19	16	12	9.5	7.5	5.5	5.5
FinFET Fin Halfpitch (nm)(2)	30	24	19	16	12	9.5	7.5	5.5	5.5
4x DRAM Cell (nm)(1)	0.096	0.061	0.038	0.024	0.015	0.010	0.0065	0.0035	0.0015
4x DRAM Cell (nm)(2)	0.248	0.157	0.099	0.062	0.039	0.025	0.0118	0.0059	0.0009
4x NAND Gate Density (Aggregation) (nm)	4.056e-03	4.279e-03	1.016e-04	2.356e-04	4.056e-04	4.056e-04	1.206e-05	1.206e-05	1.206e-05
4x NAND Gate Density (Aggregation) (nm)	640.712465	1280.029465	2560.051265	5120.010165	10240.010165	10240.010165	20480.010165	20480.010165	20480.010165
Flash Generations (Cell 0.75 pitch)	10-32	10-32	10-32	22-64	49-96	64-128	96-192	192-384	384-768
DRAM Generations (Cell 0.75 pitch)	40	35	30	25	20	15	10	7	5
Volume Production High Volume Manufacturing Region (100W Target)							3018		
Sub 100nm Performance, high yield requirement (***)	0.80	0.83	0.80	0.77	0.74	0.71	0.68	0.64	
4xNAND 1.0 pitch (nm)	1.13	1.63	1.75	1.87	2.10	2.39	2.52	3.17	
Device length check 4xNAND 1.0 pitch (nm) (***)	3.30	3.95	4.44	4.96	5.33	5.14	5.8	6.9	
4xNAND 1.0 pitch (nm) (***)	2.00	2.50	3.00	3.50	4.00	3.80	4.50	5.50	
4xNAND 1.0 pitch (nm) (***)	38	22	18	14	11	9	7	5	
4xNAND 1.0 pitch (nm) (***)	20	17	14	12	10	8	7	5	
4xNAND 1.0 pitch (nm) (***)	23	18	16	13	11	9	8	5	

** Note: from the PIDS working group data; however, the calibration of Vdd, Gtph, and LCV is ongoing for improved targets in 2014 ITRS work

GRAND CHALLENGES IN THE NEAR-TERM (THROUGH 2020) AND LONG-TERM (2021 AND BEYOND)

LOGIC DEVICE SCALING [PROCESS INTEGRATION, DEVICES, AND STRUCTURES, EMERGING RESEARCH DEVICES, FRONT-END PROCESSES, MODELING AND SIMULATION, AND METROLOGY]

The conventional path of scaling planar CMOS will face significant challenges set by performance and power consumption requirements.

Reduction of the equivalent gate oxide thickness (EOT) will continue to be a difficult challenge in the near term despite the introduction of high-k metal gate (HKMG). Integration of higher-k materials while limiting the fundamental increase in gate tunneling current due to band-gap narrowing are also challenges to be faced. The complete gate stack material systems need to be optimized together for best device characteristics (power and performance) and cost.

New device architecture such as multiple-gate MOSFETs (e.g., finFETs) and ultra-thin body FD-SOI are expected. A particularly challenging issue is the control of the thickness, including its variability, of these ultra-thin MOSFETs. The solutions for these issues should be pursued concurrently with circuit design and system architecture improvements.

High mobility channel materials such as Ge and III-V have been considered as an enhancement or replacement for Si channel for CMOS logic applications. High-k metal gate dielectric with low interface trap density (DIT), low bulk traps and leakage, unpinning Fermi level and low ohmic contact resistances are major challenges.

MEMORY DEVICE SCALING [PROCESS INTEGRATION, DEVICES, AND STRUCTURES, EMERGING RESEARCH DEVICES, FRONT-END PROCESSES, MODELING AND SIMULATION, AND METROLOGY]

The challenges for DRAM devices are adequate storage capacitance with reduced feature size, high-k dielectrics implementation, low leakage access device design, and low sheet resistance materials for bit and word lines. The drive to 4F² type cell to increase bit density and to lower production cost will require high aspect ratio and non-planar FET structures.

Flash memory has become a new FEOL technology driver for critical dimension scaling, materials and processing (lithography, etching, etc.) technology, ahead of DRAM and logic. Continued Flash density improvements in the near term rely on the thickness scaling of the tunnel oxide and the intergate dielectric. To guarantee the charge retention and endurance requirements, introduction of higher materials will be necessary. Critical challenges include 3-D NAND flash beyond 256 Gb with MLC and acceptable reliability performance, a different challenge. New challenges also include the inception into mainstream manufacturing of new memory types and storage concepts such as magnetic RAM (MRAM), phase-change memory (PCM), Resistive RAM ReRAM and ferroelectric RAM (FeRAM).