

VLSI Design – I

Interconnect Parasitics

Professor Yusuf Leblebici
Microelectronic Systems Laboratory (LSM)

yusuf.leblebici@epfl.ch

1




Interconnect Delay

- In deep submicron CMOS technologies, the delay due to interconnect parasitic capacitances and resistances dominates the signal propagation.
- Need a detailed understanding of the interconnect parasitic effects !

2




Interconnect Modeling for High Speed



In the following, we will focus on modeling of high-speed behavior for interconnect lines:



- Capacitance / inductance
- Coupling effects
- Cross-talk...




3



Typical Chip Cross Section





(b) 90nm ノード向け多層配線




(a) 90nm ノード向けトランジスタ

4








Cross-section of a single wire over ground-plane


7




Parallel-plate and fringing-field capacitances


8





Influence of fringing field capacitance





11

	Field	Active	Poly	Al1	Al2	Al3	Al4
Poly	88						
	54				pp in aF/ μ m ²		
Al1	30	41	57		fringe in aF/ μ m		
	40	47	54				
Al2	13	15	17	36			
	25	27	29	45			
Al3	8.9	9.4	10	15	41		
	19	19	20	27	49		
Al4	6.5	6.8	7	8.9	15	35	
	14	15	15	18	27	45	
Al5	5.2	5.4	5.4	6.6	9.1	14	38
	12	12	12	14	19	27	52


	Poly	Al1	Al2	Al3	Al4	Al5
Interwire Cap	40	95	85	85	85	115

per unit wire length in aF/ μ m for minimally-spaced wires

LSM

12


Wire Resistance



$$R = \frac{\rho L}{A} = \frac{\rho L}{HW}$$

Sheet Resistance R_{\square}



$$R_1 = R_2$$



Material	$\rho(\Omega\text{-m})$
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}

Material	Sheet Res. (Ω/\square)
n, p well diffusion	1000 to 1500
n+, p+ diffusion	50 to 150
n+, p+ diffusion with silicide	3 to 5
polysilicon	150 to 200
polysilicon with silicide	4 to 5
Aluminum	0.05 to 0.1

13




Distributed RC delay modeling

14



Distributed RC Model




- For slow signals and/or short wire segments, distributed RC model (including capacitive coupling to neighboring wires) will provide a sufficiently accurate picture.
- Several precise (albeit computationally costly) methods exist for the extraction of R and C values.
- Delays and coupling effects can be simulated using the RC model.

15




Distributed RLC Model



- However: Self and mutual inductance of a wire segment must also be considered if the signal rise / fall times are on the same order of magnitude as the time-of-flight.
- Longer wire lengths, faster switching times and low resistance (copper) interconnects are becoming very common in VDSM technologies.
→ Increasing importance of inductance effects.

16






17



Maximum Frequency at Which One Can Ignore Inductive Effects in a Wire




From Akcasu et al. Presented at ISQED 2002

18




Electric and Magnetic Fields Associated with a Signal Wire



19



Electric and Magnetic Fields Associated with Two Parallel Wires



20



Calculation of Wire Inductances

Start with Maxwell's Equations


$$\begin{aligned}\nabla \times \mathbf{E} &= -\frac{\partial \mathbf{B}}{\partial t} \\ \nabla \times \mathbf{H} &= \frac{\partial \mathbf{D}}{\partial t} + \mathbf{J} \\ \nabla \cdot \mathbf{B} &= 0 \\ \nabla \cdot \mathbf{D} &= \rho\end{aligned}$$

21

LSM

Calculation of Wire Inductances

Flux Φ_a is the integral of the magnetic field over the area enclosed by a conductor loop



Change of Flux creates Voltage (Faraday's Law)

$$V_a = \frac{d}{dt} \Phi_a$$



$$\Phi_a = L_{aa} I_a$$


From Pileggi et al.
DAC 2001

22

LSM

Calculation of Wire Inductances

- Flux through own virtual loop defines **partial self** inductance of active segment
- Flux through other virtual loop defines **partial mutual** inductance between segments




From Pileggi et al.
DAC 2001



23

Calculation of Wire Inductances



$$L(\mu\text{H}) = 0.002l \left\{ \ln \left[\frac{2l}{(w+t)} \right] + 0.5 - k \right\} \quad \text{Where } k = f(w,t)$$

$$R(\Omega) = \frac{\delta l}{(wt)}$$

$$Z(j\omega) = R + j\omega L \quad \text{Where } \omega = 2\pi f$$

Where $k = f(w,t)$
 $0 < k < 0.0025$
 l, t, w in cm


From Akcasu et al.
ISQED 2002



24

Calculation of Wire Inductances

Partial Inductance calculation of an interconnect divided into multiple segments, each of which is a bundle of multiple filaments:



$$L_{ij} = \sum_{k=1}^K \sum_{m=1}^M \frac{\mu}{4\pi} \frac{1}{a_k b_k} \int_{a_k}^{c_k} \int_{a_m}^{c_m} \int \frac{dl_k \cdot dl_m}{r_{km}} da_k da_m$$


From S. Lin
ASIC/SOC 2000




25

Influence of Skin Effect at High Frequencies

Current distribution versus frequency in an isolated conductor:



Current distribution versus frequency in a conductor over a ground plane:




From S. Lin
ASIC/SOC 2000



26


Self Inductance Effect on a Single Wire



27




Voltage Overshoot Due to Inductance



28




Coupling Between Two Parallel Adjacent Wires



29

LSM

Partial RLCM model of Two Adjacent Wires




Assume minimum separation between the two wires.


30

LSM


Coupling Between Two Parallel Adjacent Wires



Coupling Between Two Parallel Adjacent Wires



Coupling Noise on Victim Line



33




Techniques for Reducing Crosstalk

- **Increasing signal line width**
 - Increases signal-to-ground capacitance compared to signal-to-signal capacitance
- **Increase spacing between signals**
 - Decreases capacitive coupling
 - Can increase inductive coupling (larger loops)
- **Shielding signals with power and ground**
 - Provides known low-impedance return paths
- **Buffer insertion**
 - Decrease line lengths, stagger buffers
- **Differential signal lines**
 - Can be very effective for high-speed signals

34



Differential Signal Lines



Consider two adjacent **differential** line pairs, one acting as the aggressor and the other as the victim.

All lines have the same amount of capacitance to the ground plane.

35




Differential Signal Lines

$w = 0.6 \mu\text{m}$
 $t = 1.0 \mu\text{m}$
 $d = 1.0 \mu\text{m}$
 rise time = 100 ps

$L = 400 \mu\text{m}$

Victim far-end voltages (individual)



36




Differential Signal Lines

$w = 0.6 \text{ } \mu\text{m}$
 $t = 1.0 \text{ } \mu\text{m}$
 $d = 1.0 \text{ } \mu\text{m}$
 rise time = 100 ps

$L = 400 \text{ } \mu\text{m}$

Victim far-end
 voltage
 (differential)



37




Differential Signal Lines

$w = 0.6 \text{ } \mu\text{m}$
 $t = 1.0 \text{ } \mu\text{m}$
 $d = 1.0 \text{ } \mu\text{m}$
 rise time = 100 ps

$L = 800 \text{ } \mu\text{m}$

Victim far-end
 voltages
 (individual)



38




Differential Signal Lines

$w = 0.6 \mu\text{m}$
 $t = 1.0 \mu\text{m}$
 $d = 1.0 \mu\text{m}$
 rise time = 100 ps

$L = 800 \mu\text{m}$

Victim far-end
 voltage
 (differential)




39



Delay in Differential Signal Lines


$w = 0.6 \mu\text{m}$
 $t = 1.0 \mu\text{m}$
 $d = 1.0 \mu\text{m}$
 rise time = 100 ps



40




Shielded Differential Signal Lines



41




Shielded Differential Signal Lines



42



Shielded Differential Signal Lines




43



Shielded Differential Signal Lines

Metal 3 line
 $w = 0,6 \mu\text{m}$
 $t = 1,0 \mu\text{m}$
 rise time = 100 ps
 in all examples



44



Twisted Differential Signal Lines


- To further improve coupling noise immunity, consider twisting each differential line at regular intervals.
- Twisting (transposition) points of adjacent differential line pairs should not overlap with each other.



45



Twisted Differential Signal Lines



This technique is mainly used for data lines in memory arrays, to reduce and/or eliminate **capacitive** coupling.

However, it is also very effective for eliminating **inductive** coupling between differential signal lines.

From K. Itoh
Springer, 2001


46



Twisted Differential Signal Lines

$w = 0.6 \text{ } \mu\text{m}$
 $t = 1.0 \text{ } \mu\text{m}$
 $d = 1.0 \text{ } \mu\text{m}$
 rise time = 100 ps


$L = 400 \text{ } \mu\text{m}$



47



Noise Level Comparison



48

