

H.W-5

6.8

Follow example 6.3 from the text and look at the equations used in the discussion of CMOS inverter design with delay constraints.

For part (c), note that the delay times decrease when power supply voltage is reduced.